P.08

Serial No. 10/625,240 Amendment dated June 16, 2006 Reply to Office Action dated March 16, 2006

## REMARKS/ARGUMENTS

Claims 1-22 has been previously cancelled. Claims 23-41 has been previously added. Claim 23 is objected to as being unclear and requiring correction. Claims 36-39 are rejected under 35 U.S.C. § 101 because the claimed invention is directed towards non-statutory subject matter and lacks patentable utility. Claims 23-35 and 36-41 are rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-13 and 17-22, respectively, of U.S. Patent No. 6,625,724 (herein referred to as `724). The specification is objected by the Examiner, requiring correction. A Substitute Specification is being submitted with a marked-up version and a clean version. The drawings are objected to as failing to comply with 37 C.F.R. 1.84(p)(5), requiring correction.

## Objection to Claim 23

Claim 23 is objected to as being unclear and requiring correction. Applicants have amended claim 23 in accordance with the Examiner's recommendations, and accordingly, respectfully requests that the rejection under 35 U.S.C. § 101 be withdrawn.

#### 35 U.S.C. § 101 Rejection

Claims 36-39 are rejected to under 35 U.S.C. § 101 because the claimed invention is directed towards non-statutory subject matter and lacks patentable utility. Applicants have amended claim independent claim 36 in accordance with the Examiner's recommendations, and accordingly, respectfully requests that the rejection under 35 U.S.C. § 101 be withdrawn.

## **Double Patenting Rejection**

Claims 23-35 and 36-41 are rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-13 and 17-22, respectively, of U.S. Patent No. 6,625,724. Applicants have included with this amendment a terminal disclaimer that

14089757501 P.09 JUN-16-2006 16:02 KENYON KENYON

Serial No.10/625,240 Amendment dated June 16, 2006 Reply to Office Action dated March 16, 2006

overcomes this rejection. Accordingly, applicants respectfully request that the double patenting

rejection be withdrawn.

Objection to Drawings

The drawings are objected to as failing to comply with 37 C.F.R. 1.84(p)(5). The

objection is most in light of applicants' amended specification, and accordingly, applicants

respectfully request that the objection be withdrawn.

Request for Allowance

It is believed that this Amendment places that application in condition for allowance, and

early favorable consideration of this Amendment is earnestly solicited.

If, in the opinion of the Examiner, an interview would expedite the prosecution of this

application, the Examiner is invited to call the undersigned attorney at the telephone number

listed below.

The Office is hereby authorized to charge any additional fees or credit any overpayments

under 37 C.F.R. §1.16 or §1.17 to Deposit Account No. 11-0600.

Respectfully submitted,

KENYON & KENYON LLP

Dated: June 16, 2006

(Reg. No. 54,204)

Attorneys for Intel Corporation

KENYON & KENYON LLP 333 West San Carlos St., Suite 600

San Jose, California 95110 Telephone:

(408) 975-7500

Facsimile:

(408) 975-7501

-8-

SJ01 85598 v1

JUN-16-2006 16:02 KENYON KENYON 14089757501 P.1

## METHOD AND APPARATUS TO SUPPORT AN EXPANDED REGISTER SET

#### FIELD OF THE INVENTION

Embodiments of the present invention relate to microprocessors. More

particularly, embodiments of the present invention relate to an expanded set of registers in a microprocessor.

## **BACKGROUND OF THE INVENTION**

10

15

A known microprocessor architecture is the IA-32 architecture of Intel Corp. of Santa Clara, California. The IA-32 architecture includes 32-bit general integer registers. The general integer registers can be used as operands for calculations and for addressing. For example, a register can store a value that is part of an operation (e.g., an arithmetic operation, a logical operation, etc.). In another example, a register can store information relating to a memory address that stores a value that is part of an operation. The IA-32 architecture includes a small number of logical general integer registers, i.e., eight logical general integer registers. In general, fewer logical registers can disadvantageously effect affect system performance because software compilers can be limited in terms of optimizations that can be implemented. For example, fewer

JUN-16-2006 16:02 KENYON KENYON 14089757501 P.11

registers can require increased accesses to memory and/or stack, which can decrease system performance. In view of the foregoing, it can be appreciated that a substantial need exists for methods and apparatuses which can advantageously support an expanded logical register set.

5

# BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 shows an example of an instruction form of an IA-32 instruction.
- FIG. 2 shows an example of an instruction form of an IA-32 instruction.
- FIG. 3 shows an example of an instruction form in accordance with an embodiment of the present invention.
  - FIG. 4 shows an example of an instruction form in accordance with an embodiment of the present invention.
  - FIG. 5 shows an example of an instruction form in accordance with an embodiment of the present invention.
- FIG. 6 shows data in accordance with embodiments of the present invention.
  - FIG. 7 shows an apparatus in accordance with an embodiment of the present invention.

#### **DETAILED DESCRIPTION**

According to an embodiment of the present invention, a microprocessor includes an expanded logical register set that can be accessed by instructions including legacy opcodes and remapped addressing mode information. The known IA-32 instruction set is limited to accessing eight logical general integer registers. An IA-32 instruction can specify which of the eight logical general integer registers are to be accessed via 3-bit register identifier fields of the addressing mode information of the

10

15

20

25

FIG. 1 shows an example of a general instruction format of an IA-32 instruction. IA-32 instruction encodings can be subsets of the general instruction format shown in FIG. 1. An IA-32 instruction can include up to four optional prefix(es) 110, an opcode 120, a ModR/M byte 130, a SIB (scale index base) byte 140, an optional address displacement 150, and an optional immediate operand 160.

The optional prefix(es) 110 can include a byte, for example, that specifies that the instruction utilizes Streaming SIMD (single instruction multiple data) Extensions that can be executed, for example, by a Pentium® III processor manufactured by Intel Corp. The opcode 120 can include a primary opcode of one or two bytes.

ModR/M byte 130 and the SIB byte 140 can include addressing mode information. The ModR/M byte 130 can include a mod field 136, a reg/opcode field 134, and an r/m field 132. The mod field 136 can combine with the r/m field 132 to specify thirty-two values specifying eight registers and twenty-four addressing modes. The r/m field 132 can specify a register as an operand or can be combined with the mod field 136 to encode an addressing mode. The reg/opcode field 134 can include a register identifier to specify a register number or three additional bits of opcode information, and the reg/opcode field's purpose (e.g., a reg field, an opcode field, etc) can be specified within opcode 120. Encodings of the ModR/M byte 130 can require a second addressing mode information byte -- the SIB byte 140 -- to specify the addressing mode of an instruction. For example, the SIB byte 140 can be required in

10

15

20

certain 32-bit addressing forms of the IA-32 architecture, such as the base-plus-index addressing form, the scale-plus-index addressing form, etc. The SIB byte can include a scale field 146 to specify a scale factor, an index field 144 including a register identifier to specify a register number of an index register, and a base field 142 including a register identifier to specify a register number of a base register.

An IA-32 instruction can include a displacement 150 for certain addressing forms. When an addressing form includes a displacement 150, the displacement 150 can include a plurality of bytes, e.g., one byte, two bytes, four bytes, etc. An IA-32 can also include an immediate operand 160, which can follow any displacement 150. The immediate operand 160 can include one byte, two bytes, four bytes, etc. The optional immediate operand 160, when present, can include n bits (e.g., eight bits, sixteen bits, thirty-two bits, etc.).

instruction. Instruction 200 includes an a ModR/M byte 240-230 with a mod field 236 having a value of 01B ("01B" encompasses a binary value of 01) and an r/m field 232 having a value of 100B. A SIB byte 140-240 of instruction 200 includes an index field 244 having a value of 100B. The reg/opcode field 134 includes three bits (bits 3 through 5 of ModR/M byte 230) that can specify one of eight logical general integer registers, and base field 142 includes three bits (bits 0 through 2 of SIB byte 240) that can specify one of eight logical general integer registers. An instruction having the format of instruction 200 -- where the ModR/M field mod field 236 is 01B, the R/M field 232 is 100B, the index field is 100B -- has addressing mode information that is currently unsupported in the IA-32 architecture regardless of the value of the scale field 246.

JUN-16-2006 16:03 KENYON KENYON 14089757501 P.14

An instruction of the format of instruction 200 thereby includes heretofore unused bit fields (e.g., a bit of scale field 246, the two bits of scale field 246, bits of displacement 150, etc.), that can support an expanded logical register set for existing instructions formats and legacy operands. The expanded logical register set can encompasses an expanded logical general integer register set, an expanded logical MMX® technology register set, an extended logical SIMD floating-point register, etc. An expanded logical register set can be advantageous by allowing software compilers to increase the amount of optimizations and reduce the number of accesses to memory and/or stack, which can increase system performance.

Known revisions to the IA-32 architecture have added registers in addition to the eight 32-bit general integer registers. Such additional registers, however, cannot be accessed by legacy opcodes of instructions (e.g., opcodes supported by the pre-revision architecture) without extension of the instruction. For example, a known revision to the IA-32 architecture includes support for an additional set of instructions, i.e., MMX® instructions (MMX® is a registered trademark of Intel Corp.). The MMX® instructions can access a set of eight 64-bit registers -- the eight logical MMX® technology registers -- but such access was provided by defining additional opcodes (i.e., MMX® opcodes). The same addressing mode information (e.g., addressing mode information of the MODR/M byte and/or the SIB byte) ean used can be used in the legacy instructions and the MMX® instructions, but MMX® opcodes indicate that an addressed logical register of an MMX® instruction is a logical MMX® register. Legacy opcodes (e.g., opcodes defined prior to the addition of the MMX® opcodes of the MMX® instructions), however, cannot access the logical MMX® technology registers. Another known revision to the IA-32 architecture included the addition of eight 128-bit logical SIMD (Single Instruction Multiple Data) floating-point

Substitute Specification Marked Up Version Docket No. 02207/670602

5

10

15

20

15

20

registers. The eight logical SIMD floating-point registers can be accessed by instructions that use the MODR/M byte and SIB byte formats and are preceded by a prefix byte (e.g., a an OFH byte ("OFH" encompasses a hexadecimal value of OF), etc.). The eight logical SIMD floating-point registers ean-not cannot be accessed by an instruction unless the instruction is preceded by a prefix.

FIG. 3 shows an example of an instruction format in accordance with an embodiment of the present invention. An expanded set of registers can be accessed by an instruction without defining additional opcodes or requiring that the instruction be preceded by a prefix. The expanded set of registers can be accessed by remapping the bit information of the addressing mode information of instructions having certain encodings of addressing mode information to include register identifiers having at least four bits. Instruction 300, in one embodiment, includes a ModR/M field mod field 236 of 01B, an R/M field 232 of 100B, and an index field 244 of 100B. When an instruction decoder (e.g., an instruction decoder of a processor, an instruction decoder stage of a pipelined processor, etc.) recognizes an instruction having such addressing mode information, (e.g., the decoder includes comparator logic to identify such addressing mode information) the decoder can interpret bits of the addressing mode information and/or other instruction fields as specifying an expanded set of logical registers. In one embodiment, an expanded logical register set including thirty-two logical general integer registers can be addressed, e.g., the thirty-two registers being addressed by five bits. In another embodiment, an expanded logical register set including sixteen general logical integer registers can be addressed, e.g., the sixteen registers being address by four bits.

Instruction 300, in one embodiment, can specify a first register out of a thirtytwo register set and a second register out of the thirty-two register set. Five bits of the

addressing mode information of instruction 300 can specify the number of the first register. Bits 3-5 of ModR/M byte 330 can specify the first register number MSBs 334 (i.e., the three most significant bits of the number (e.g., 0 to 31) of the specified first register), and bits 6-7 of SIB byte 340 can specify the first register number LSBs 346 (i.e., the two least significant bits of the number of the specified first register). In known instructions, bits 6-7 of SIB byte 340 can specify a scale factor (e.g., scale field 146 of FIG. 1), but no scale factor is defined in the IA-32 architecture when an instruction (e.g., instruction 200 of FIG. 2) includes an ModR/M field a mod field 236 of 01B, an R/M field 232 of 100B, and an index field of 100B. Accordingly, bits 6-7 of SIB byte 340 can be used to specify registers of an expanded logical register set.

In one embodiment, five bits of the addressing mode information and the displacement 350 of instruction 300 can specify the number of a second register. Bits 0-2 of SIB byte 340 can specify the second register number MSBs 342, and two bits of the displacement 350 can specify the second register number LSBs 374. In another embodiment of the present invention, the bits to specify the MSBs and the LSBs of the first register number and the second register number can be varied (e.g., bits 3-5 of the ModR/M byte 330 can store the least significant bits of the number of the first register, two bits of the displacement 350 can specify the most significant bits of the number of the first register, etc.).

The first register, in one embodiment, can be a source register, and the second register can be a destination register. In another embodiment, the original eight registers can be mapped onto the bottom of the expanded register set (e.g., be mapped as the first eight registers of an expanded sixteen register set, be mapped as the first eight registers of an expanded thirty-two register set, etc.). In a further embodiment,

JUN-16-2006 16:04

5

10

15

10

15

20

the original eight registers can be mapped onto the top of the expanded register set, throughout the expanded register set, etc.

In one embodiment, a one-bit m/r field 372 of displacement 150350 can specify whether an instruction includes a register-memory operation or a register-register operation. When a register-memory operation is specified, a destination register and a displacement can become the address for a store or load operation. In such an embodiment, this would provide for a register + 5 bit addressing mode, with the 5 bits being specified in the 5-bit displacement remainder portion of displacement 350. In one embodiment, the register + 5 bit addressing mode can be byte aligned. In other embodiments, the register + 5 bit addressing mode can be word aligned, double-word aligned (e.g., for a 64 bit register, etc.), quad-word aligned (e.g., for a 128-bit register, etc.), etc.

FIG. 4 shows an apparatus in accordance with an embodiment of the present invention. An expanded set of 64-bit MMX® technology registers can be accessed by an MMX® instruction without defining additional opcodes or requiring that the MMX® instruction be preceded by a prefix. The expanded set of MMX® technology registers can be accessed by remapping the bit information of the addressing mode information of MMX® instructions having certain encodings of addressing mode information. An expanded set of MMX® technology registers can be accessed by a MMX® instruction without defining additional MMX® opcodes or requiring that the MMX® instruction be preceded by a prefix. The expanded set of MMX® technology registers can be accessed by remapping the bit information of the addressing mode information of MMX® instructions having certain encodings of addressing mode information.

10

15

20

25

MMX® instruction 400, in one embodiment, includes an MMX® opcode 420, a ModR/M byte 430 that has a ModR/M-fieldmod field 236 of 01B and an R/M field 232 of 100B, and a SIB byte 440 that has an index field 244 of 100B. When an instruction decoder (e.g., an instruction decoder of a processor, an instruction decoder stage of a pipelined processor, etc.) recognizes an MMX® instruction having such addressing mode information, the decoder can interpret bits of the addressing mode information and/or other instruction fields as specifying an expanded set of MMX® technology registers. In one embodiment, an expanded register set including thirty-two MMX® technology registers can be addressed, e.g., the thirty-two MMX® technology registers being addressed by five bits. In another embodiment, an expanded register set including sixteen MMX® technology registers can be addressed, e.g., the sixteen MMX® technology registers being address by four bits.

MMX® instruction 400, in one embodiment, can specify a first MMX® technology register out of a thirty-two MMX® technology register set and a second MMX® technology register out of the thirty-two MMX® technology register set. Five bits of the addressing mode information of instruction 400 can specify the number of the first MMX® technology register. Bits 3-5 of ModR/M byte 430 can specify the first MMX® register number MSBs 434 (i.e., the three most significant bits of the number (e.g., 0 to 31) of the specified first MMX® technology register), and bits 6-7 of SIB byte 440 can specify the first MMX® register number LSBs 446 (i.e., the two least significant bits of the number of the specified first MMX® technology register). In one embodiment, five bits of the addressing mode information and the displacement 450 of MMX® instruction 400 can specify the number of a second MMX® technology register. Bits 0-2 of SIB byte 440 can specify the second MMX® register number MSBs 442, and two bits of the displacement 450 can specify the second MMX®

10

25

register number LSBs 474. In another embodiment of the present invention, the bits to specify the MSBs and the LSBs of the first MMX® technology register number and the second MMX® technology register number can be varied (e.g., bits 3-5 of the ModR/M byte 430 can store the least significant bits of the number of the second MMX® technology register, two bits of the displacement 450 can specify the most significant bits of the number of the second MMX® technology register, etc.).

In one embodiment, a one-bit m/r field 472 of displacement 450 can specify whether an MMX® instruction includes a register-memory operation or a register-register operation. When a register-memory operation is specified, a destination register and a displacement can become the address for a store or load operation. In such an embodiment, this would provide for a register + 5 bit addressing mode, with the 5 bits being specified in the 5-bit displacement remainder portion of displacement 450.

embodiment of the present invention. An expanded set of 128-bit SIMD floating-point registers can be accessed by an instruction without defining additional opcodes or requiring that the SIMD instruction (i.e., an instruction preceded by a SIMD-specific prefix) be preceded by an additional prefix. The expanded set of SIMD floating-point registers can be accessed by remapping the bit information of the addressing mode information of SIMD instructions having certain encodings of addressing mode information.

SIMD instruction 500, in one embodiment, includes a SIMD prefix 510, an opcode 520 (e.g., a legacy opcode, an MMX® opcode, etc.), a ModR/M byte 530 that has a ModR/M-fieldmod field 236 of 01B and an R/M field 232 of 100B, and a SIB byte 540 that has an index field 244 of 100B. When an instruction decoder (e.g., an

Substitute Specification Marked Up Version Docket No. 02207/670602 SJ01 85618 v1 JUN-16-2006 16:05 KENYON KENYON 14089757501 P.20

instruction decoder of a processor, an instruction decoder stage of a pipelined processor, etc.) recognizes a SIMD instruction having such addressing mode information, the decoder can interpret bits of the addressing mode information and/or other instruction fields as specifying an expanded set of SIMD floating-point registers. In one embodiment, an expanded register set including thirty-two SIMD floating-point registers can be addressed, e.g., the thirty-two SIMD floating-point registers being addressed by five bits. In another embodiment, an expanded register set including sixteen SIMD floating-point registers can be addressed, e.g., the sixteen SIMD floating-point registers being address by four bits.

SIMD instruction 500, in one embodiment, can specify a first register out of a sixteen register set and a second register out of the sixteen register set. Four bits of the addressing mode information of SIMD instruction 500 can specify the number of the first register. Bits 3-5 of ModR/M byte 530 can specify the first SIMD register number LSBs 534 (i.e., the three least significant bits of the number (e.g., 0 to 15) of the specified first register), and bit 7 of SIB byte 540 can specify the first SIMD register number MSB 548 (i.e., the most significant bit of the number of the specified first SIMD register). In one embodiment, four bits of the addressing mode information of instruction 500 can specify the number of a second SIMD register. Bits 0-2 of SIB byte 540 can specify the second SIMD register number LSB 542, and bit 6 of SIB byte 540 can specify the second SIMD register number MSB 547 (i.e., the most significant bit of the number of the specified second SIMD register). In another embodiment of the present invention, the bits to specify the MSBs and the LSBs of the first SIMD register number and the second SIMD register number can be varied (e.g., bits 3-5 of the ModR/M byte 530 can store the most significant bits of the number of the first SIMD

5

10

15

JUN-16-2006 16:05 KENYON KENYON 14089757501 P.21

register, bits 0-2 of the SIB byte 540 can store the most significant bits of the number of the second SIMD register, etc.).

In one embodiment, a one-bit m/r field 572 of displacement 550 can specify whether a SIMD instruction includes a register-memory operation or a register-register operation. When a register-memory operation is specified, a destination register and a displacement can become the address for a store or load operation. In such an embodiment, this can provide for a register + 7 bit addressing mode, with the 7 bits being specified in a 7-bit displacement remainder portion of displacement 550.

Instructions in accordance with embodiments of the present invention.

Instructions in accordance with embodiment of the present invention have been described as including addressing mode information including a ModR/M byte that has a ModR/M field of 01B and an R/M field of 100B, and a SIB byte that has an index field of 100B (Row 610). In such instructions, bits 6-7 of the SIB byte can specify register number information relating to an expanded set of logical registers

(e.g., logical general integer registers, logical MMX® technology registers, logical SIMD floating-point instruction registers, etc.) because-but no scale factor is defined in the IA-32 architecture when an instruction (e.g., instruction 200 of FIG. 2) includes an ModR/M field a mod field of 01B, an R/M field of 100B, and an index field of 100B (Row 610 630). Thus, bits 6-7 of SIB byte can be used to specify registers of an expanded logical register set.

Embodiments of the present invention include instructions having addressing mode information including a ModR/M byte that has a ModR/M field mod field of 00B and an R/M field of 100B, and a SIB byte that has an index field of 100B. In an embodiment of the present invention in which the ModR/M field mod field is 00B, there can be an irregular addition of a 32-bit displacement. Other embodiments of the

25

JUN-16-2006 16:05 KENYON KENYON 14089757501 P.22

present invention include instructions having addressing mode information including a ModR/M byte that has a ModR/M field mod field of 10B and an R/M field of 100B, and a SIB byte that has an index field of 100B (Row 620) or instructions having addressing mode information including a ModR/M byte that has a mod field of 00B and an R/M field of 100B, and a SIB byte that has an index field of 100B (Row 630). In an embodiment of the present invention in which the ModR/M field mod field is 10B, the instruction typically can be large due to the presence of a 32-bit displacement. In such embodiments (e.g., where the ModR/M field mod field is 00B, 10B), bits 6-7 of the SIB byte can specify register number information relating to an expanded set of logical registers (e.g., general integer registers, MMX® technology registers, SIMD floating-point instruction registers, etc.) because but no scale factor is defined in the IA-32 architecture for such instructions.

FIG. 7 shows an apparatus in accordance with an embodiment of the present invention. In an embodiment of the present invention, a processor 700 includes a fetch/decode unit 710, a reorder buffer 720, an execution unit 730, and a retirement unit 740. In one embodiment of the present invention, processor 700 is a processor that can execute at least certain instructions of an IA-32 instruction set. In another embodiment of the present invention, processor 700 is an IA-32 architecture processor. In a further embodiment of the present invention, processor 700 is an IA-64 architecture processor that can execute at least certain instructions of the IA-32 instruction set. Fetch/decode unit 710, in one embodiment, is coupled to memory 780 via internal bus 750. The term "coupled" encompasses an indirect connection, a direct connection, etc. Fetch/decode unit 710 can read a stream of IA-32 instructions from memory 780 and decode them into a series of micro-operations ("micro-ops"). Memory 780 can comprise a cache

5

10

15

JUN-16-2006 16:06 KENYON KENYON 14089757501 P.23

memory, an L1 (level one) instruction cache, an instruction buffer, etc. The micro-ops can be sent to the reorder buffer 720.

In one embodiment, reorder buffer 720 can include an array of contentaddressable memory arranged in micro-op registers. The reorder buffer 720 can hold
micro-ops that are waiting to be executed, and micro-ops that have already been
executed. The execution unit 730 can execute the instructions from the reorder buffer
in any order, such as after micro-ops are ready to be executed (e.g., when all the source
operands are available). After a micro-op is executed, the results of the micro-op can
be sent to the reorder buffer and stored along with micro-op until the micro-op is
retired. Retirement unit 740 can write the results of an executed micro-op to a register
retirement file and/or memory, and can remove the executed micro-op from the reorder
buffer 720.

In accordance with an embodiment of the present invention, processor 700 includes an expanded logical register set. An IA-32 processor can include a standard register set including eight logical registers. A logical register encompasses registers that are user addressable, software addressable, visible to a compiler, etc. A physical register is typically not user addressable, not software addressable, not visible to a compiler, etc. Each of the eight logical registers of a standard register set can be specified by three bits of addressing mode information of an IA-32 instruction.

- Examples of the eight logical registers include eight logical general integer registers, eight logical MMX® technology registers, eight logical SIMD floating-point registers, etc. Embodiments of the present invention include an expanded logical register set 770 having N logical registers, where N can be sixteen, thirty-two, sixty-four, etc. In an embodiment including an expanded register set of sixteen logical registers, the sixteen
- 25 logical registers of the expanded logical register set can be specified by four bits of

5

10

14089757501

addressing mode information of an IA-32 instruction. In an embodiment including an expanded logical register set of thirty-two logical registers, each of the thirty-two logical registers of the expanded logical register set can be specified by five bits, e.g., five bits of addressing mode information of an instruction, five bits from the addressing mode information and/or other fields (e.g., the displacement, the immediate operand, etc.) of the instruction. In accordance with an embodiment of the present invention, a portion of fetch/decode unit 710 that deals with instruction length requires no changes to support the expanded logical register set. The length of a legacy instruction need not be modified, and an expanded logical register set can be addressed.

10 In one embodiment, expanded logical register set 770 includes standard IA-32 logical registers R<sub>0</sub> - R<sub>7</sub> and expanded logical registers R<sub>8</sub> - R<sub>N</sub>, where R<sub>N</sub> can be R<sub>16</sub>, R<sub>32</sub>, R<sub>64</sub>, etc. Standard IA-32 logical register R<sub>0</sub> -R<sub>7</sub>, in one embodiment, can be standard IA-32 logical general integer registers EAX, EBX, ECX, EDX, ESP, EBP, ESI, and EDI, and expanded logical registers R<sub>8</sub> - R<sub>N</sub> can be additional 32-bit logical 15 general integer registers. In another embodiment, standard IA-32 logical registers  $R_0$  -R<sub>7</sub> can be 64-bit logical MMX® technology registers MM0 - MM7, and expanded logical registers  $R_8$  -  $R_N$  can be additional 64-bit logical MMX® technology registers. In a further embodiment, standard IA-32 logical registers R<sub>0</sub> - R<sub>7</sub> can be 128-bit logical SIMD floating-point registers XMM0 - XMM7, and expanded logical registers  $R_8$  -  $R_N$ can be additional 128-bit logical SIMD floating point registers. In one embodiment of 20 the present invention, the standard IA-32 logical general integer registers are a first type of logical registers, the 64-bit logical MMX® technology registers are a second type of logical registers, and the 128-bit logical SIMD floating point registers are a third type of logical registers.

In an embodiment of the present invention, fetch/decode unit 710 includes IA32 instruction set decoding logic 714 to decode IA-32 instructions. Fetch/decode unit 710 can include expanded register set decoding logic 715 that can recognize instructions that access the expanded register set (e.g., an instruction including addressing mode information including a SIB byte that has an index field of 100B and ModR/M byte that has an R/M field of 100B and a ModR/M fieldmod field of 01B, 00B, or 10B. When the expanded register set decoding logic 715 recognizes such an instruction, the instruction is decoded in accordance with embodiments of the present invention to access the expanded register set. In embodiments of the present invention including register renaming logic and a physical register file, each can be modified to support the expanded logical register set.

In accordance with an embodiment of the present invention, software can include instructions compiled to utilize the expanded set of logical registers. The software can include instructions to determine whether a processor executing the software supports an expanded logical register set in accordance with an embodiment of the present invention. In one embodiment, a processor includes a CPUID (central processing unit identification) (e.g., a register, etc.) having a bit that indicates whether the processor includes an expanded set of logical registers and logic to decode instructions accessing the expanded logical register set.

Methods and apparatus in accordance with embodiments of the present invention can advantageously access an expanded logical register set. The expanded logical register set can be accessed by instructions including legacy opcodes and remapped addressing mode information. Whereas the known IA-32 instruction set is limited to accessing eight logical general integer registers, embodiments of the present invention include an expanded logical register set (e.g., sixteen registers, thirty-two

Substitute Specification Marked Up Version Docket No. 02207/670602

- 16 -

SJ01 85618 v1

JUN-16-2006 16:06

5

10

15

20

JUN-16-2006 16:07 KENYON KENYON 14089757501 P.26

registers, sixty-four registers, etc.) that can be accessed by remapped addressing mode information without defining new opcodes or defining additional instruction prefixes. An expanded register set can allow greater optimization of software and reduce the number of accesses to memory and/or stack, thereby increasing system performance. Embodiments of the present invention can allow current IA-32 opcodes (e.g., legacy opcodes, MMX® opcodes, opcodes preceded by a SIMD prefix, etc.) to access an expanded register set.

Embodiments of methods and apparatus to access an expanded register set have been described. In the foregoing description, for purposes of explanation, numerous specific details are set forth to provide a thorough understanding of the present invention. It will be appreciated, however, by one skilled in the art that the present invention may be practiced without these specific details. In other instances, structures and devices are shown in block diagram form. Furthermore, one skilled in the art can readily appreciate that the specific sequences in which methods are presented and performed are illustrative and it is contemplated that the sequences can be varied and still remain within the spirit and scope of the present invention.

In the foregoing detailed description, apparatus and methods in accordance with embodiments of the present invention have been described with reference to specific exemplary embodiments. Accordingly, the present specification and figures are to be regarded as illustrative rather than restrictive.

5

10

15

JUN-16-2006 16:07 KENYON KENYON 14089757501 P.27

#### WE CLAIM:

- 1 1. A processor comprising:
- 2 Intel Architecture-32 (IA-32) instruction set decoding logic; and
- 3 an expanded logical register set, coupled to said IA-32 instruction set, said
- 4 expanded logical register set including more than eight logical registers of a first type.
- 2. The processor of claim 1, wherein said expanded logical register set includes up
- 2 to sixteen logical registers of a first type.
- 1 3. The processor of claim 1, wherein said expanded logical register set includes up
- 2 to thirty-two logical registers of a first type.
- 1 4. The processor of claim 1, wherein the more than eight logical registers of a first
- 2 type include more than eight logical general integer registers.
- The processor of claim 1, wherein the more than eight logical registers of a first
- 2 type include more than eight logical MMX® technology registers.
- 1 6. The processor of claim 1, wherein the more than eight logical registers of a first
- 2 type include more than eight logical SIMD (single instruction multiple data) floating-
- 3 point registers.
- 1 7. The processor of claim 1, further comprising:
- 2 expanded register set decoding logic, coupled to said IA-32 instruction set
- 3 decoding logic, to determine that an instruction includes an at least four-bit register
- 4 identifier, the four-bit register identifier to specify one logical register of said expanded
- 5 logical register set.

JUN-16-2006 16:07 KENYON KENYON 14089757501 P.28

8. The processor of claim 7, wherein said expanded register set decoding logic is

- 2 to decode an at least four-bit register identifier.
- 1 9. The processor of claim 8, wherein said expanded register set decoding logic is
- 2 to decode the at least four-bit register identifier based at least in part on at least four bits
- 3 of a scale index base (SIB) byte of the instruction.
- 1 10. The processor of claim 9, wherein said expanded register set decoding logic is
- 2 to decode the at least four bit register identifier based at least in part on at least one bit
- 3 of a scale field of the scale index base (SIB) byte of the instruction.
- 1 11. The processor of claim 7, wherein said expanded register set decoding logic is
- 2 to decode an at least five bit register identifier.
- 1 12. The processor of claim 11, said expanded register set decoding logic is to
- 2 decode the at least five bit register identifier based at least in part on five bits of a scale
- 3 index base (SIB) byte of the instruction.
- 1 13. The processor of claim 12, wherein said expanded register set decoding logic is
- 2 to decode the at least five-bit register identifier based at least in part on two bits of a
- 3 scale field of the scale index base (SIB) byte of the instruction.
- 1 14. A processor comprising:
- 2 decoder logic to decode Intel Architecture-32 (IA-32) instructions; and
- means for decoding an instruction that specifies a logical register of an
- 4 expanded logical register set, the expanded logical register set including more than
- 5 eight logical registers.

Substitute Specification Marked Up Version Docket No. 02207/670602 SJ01 85618 v1

- 1 15. The processor of claim 14, wherein said means for decoding includes means for
- 2 decoding an at least four-bit register identifier within the instruction.
- 1 16. The processor of claim 14, wherein said means for decoding includes means for
- 2 decoding the at least four-bit register identifier within the instruction based on at least
- 3 one bit within a scale field of a scale index base (SIB) byte of the instruction.
- 1 17. A method to access an expanded logical register set of a processor, the method
- 2 comprising:
- determining that a mod field of a ModR/M byte of an Intel Architecture-32 (IA-
- 4 32) instruction contains a value selected from the values of 01B, 10B, and 00B;
- determining that an r/m field of the ModR/M byte of the IA-32 instruction
- 6 contains a value of 100B;
- determining that an index field of a scale index base (SIB) byte contains a value
- 8 of 100B; and
- 9 decoding an at least four-bit logical register identifier.
- 1 18. The method of claim 17, wherein decoding an at least four-bit logical register
- 2 identifier is based at least in part on at least one bit of a scale field of a scale index base
- 3 (SIB) byte of the IA-32 instruction.
- 1 19. The method of claim 17, wherein decoding an at least four-bit logical register
- 2 identifier includes decoding an at least five-bit logical register identifier.

P.30

ı	20. The method of claim 19, wherein decoding an at least five-bit logical register
2	identifier is based at least in part on two bits of a scale field of a scale index base (SIB)
3	byte of the IA-32 instruction.
1	21. A processor comprising:
2	a logical register set including more than eight logical registers of a first type;
3	instruction decoding logic coupled to the logical register set, said instruction
4	decoding logic including:
5	a first comparator to determine that a mod field comparator to a
6	ModR/M byte of an Intel Architecture-32 (IA-32) instruction contains a value
7	selected from the values of 01B, 10B, and 00B;
8	a second comparator to determine that an r/m field of the ModR/M byte
9	of the IA-32 instruction contains a value of 100B;
10	a third comparator to determine that an index field of a scale index base
11	(SIB) byte contains a value of 100B; and
12	a decoder to decode an at least four-bit logical register identifier.
1	22. The processor of claim 21, wherein the decoder to decode an at least four-bit
2	logical register identifier is to decode the at least four-bit logical register identifier
3	based at least in part on at least one bit of a scale field of a scale index base (SIB) byte

of the IA-32 instruction.

JUN-16-2006 16:08 KENYON KENYON 14089757501 P.31

#### **ABSTRACT**

Processors and methods having an expanded logical register set. In one embodiment, a processor includes Intel Architecture-32 (IA-32) instruction set decoding logic and an expanded logical register set. The expanded logical register set can include more than eight logical registers of a first type.

According to an embodiment of the present invention, a microprocessor includes an expanded logical register set that can be accessed by instructions including legacy opcodes and remapped addressing mode information. The known IA-32 instruction set is limited to accessing eight logical general integer registers. An IA-32 instruction can specify which of the eight logical general integer registers are to be accessed via 3-bit register identifier fields of the addressing mode information of the instruction. Each 3-bit register identifier can specify any of the eight logical general integer registers. An expanded logical register set (e.g., sixteen logical registers, thirty-two logical registers, sixty-four logical registers, etc.) can be accessed by remapping the addressing mode information to include at least four-bit register identifiers without defining new opcodes or defining additional instruction prefixes.

15

10